Abstract-This work proposes a nonuniform sampling analogto-digital converter (ADC) architecture that incorporates a reconfigurable digital anti-aliasing (AA) filter in the asynchronous digital domain. Considering applications where the signal frequency, bandwidth, or activity may significantly vary over time and operating conditions, it provides high flexibility, relaxes analog AA filter requirements, adapts its sampling rate according to the incoming signal, and interfaces seamlessly with synchronous digital processers. In addition, the proposed ADC architecture relaxes voltage quantization by introducing time quantization, which favors future technology scaling. Furthermore, approximated analytical noise models are derived to study the underlying quantization effects on the proposed digital AA filter. It explores the theoretical bounds of achievable signal-to-noise ratio (SNR) given different ADC and filter design parameters. Finally, some hardware design considerations and limitations are discussed.
analog-to-digital converters (ADCs) sample an analog signal uniformly in time, leading to spectral replicas of the input signal at every integer multiple of the sampling frequency. Therefore, an analog anti-aliasing (AA) filter is typically required prior to sampling in order to prevent unwanted out-of-band noise or interference from folding back to the baseband and degrading the signal quality, a process referred to as aliasing. On the other hand, the trend of wireless communications is moving towards multi-standard and multi-band operation, which often leads to increasing AA filtering requirements and agility over different frequency bands and operation bandwidths. These types of systems [1] [2] [3] can demand tunable analog filters or switched filter banks to provide sufficient AA filtering prior to a uniformly sampled ADC to attenuate unwanted out-of-band blockers. There also exist some sampling techniques [4] [5] [6] [7] that utilize analog integration to provide flexible AA filtering during uniform sampling. Additionally, in some applications such as ultra-wideband impulse radio [8] , [9] , sensor networks [10] , and biomedical electronics [11] , signals are often sparse in time, i.e., duty cycle is low. Rather than sampling such signals at a constant rate, one can allow the sampling rate to adapt autonomously based on the input (assuming its amplitude is above the noise floor), i.e., generate samples whenever necessary, and avoid redundant samples when input signal is inactive. Motivated by these observations, the goal of this work is to explore a new ADC architecture that results in a flexible AA filtering strategy and adaptive sampling rate depending on input signal activity, instead of optimizing for fixed sampling rate applications. Finally, the ADC architecture should favor technology scaling and output synchronous digital bit stream in order to interface with existing digital processors seamlessly.
From a signal processing perspective, for a band-limited signal (deterministic or random), it is known that nonuniform sampling (NUS) can avoid signal aliasing, i.e., spectral replicas, and achieve error-free signal reconstruction if the average sampling rate satisfies the Nyquist rate [12] . As an example, unlike uniform sampling, level-crossing quantization [13] , [14] adapts the average sampling rate to the input signal frequency content. While a nonband-limited signal can also be reconstructed without aliasing with a finite degree of freedom [12] , [15] , it will not be considered in the context of this paper as we intend to apply NUS in practical electronic systems with finite bandwidth. Some prior studies [16] , [17] adopting NUS used continuous-time signal processing, which requires maintaining the temporal spacing of input samples to perform filtering while imposing strict timing requirements on the continuous-time processing circuits to preserve timing information. Another study [18] used a clock to record the time difference between two adjacent samples digitally, which is then used to perform digital filtering. The filter response used is equivalent to a finite impulse response (FIR) filter as the tap delays are fixed, and therefore the output spectrum contains aliases at a rate proportional to the tap delay. This prevents their use as AA filters.
To perform AA filtering in the digital domain, we propose an alias-free and reconfigurable asynchronous filter algorithm, referred to as a digital AA filter, within the NUS ADC architecture. Aliasing is prevented in the proposed filter by directly processing the nonuniform samples and dynamically adapting the filter response coefficients according to these irregular time intervals. This digital AA filter simultaneously resamples the filtered output at a constant rate, allowing direct interfacing with synchronous digital signal processing. Additionally, signal-to-noise ratio (SNR) is improved compared to conventional ADCs by using the digital AA filter to remove quantization and incoming noise.
Section II details the proposed NUS ADC architecture. Section III shows a theoretical analysis of voltage and time quantization noise to determine bounds for the SNR in the proposed digital AA filter. In Section IV, the filter algorithm is derived and numerical simulation results are shown to prove the concept. Finally, Section V suggests how the filter may be implemented in hardware.
II. PROPOSED NONUNIFORM SAMPLING ADC ARCHITECTURE
The conventional ADC, shown in Fig. 1(a) , utilizes an analog AA filter prior to the uniform sampling stage to band-limit the input signal, preventing unwanted high-frequency noise from folding back during sampling. The filtered input signal is sampled and quantized at a constant rate, and the resulting synchronous output can be interfaced with synchronous digital circuits. The key idea of our proposed NUS ADC architecture, shown in Fig. 1(b) , is to move the AA filter after the quantizer into the asynchronous digital domain, followed by a synchronous digital sampler. The analog input signal is quantized via both voltage and time quantizers, which are used to record the amplitude and sampling time instants respectively. The timestamped samples provide information for the proposed digital AA filter algorithm, which also converts the nonuniform samples into uniform samples. The AA filter algorithm can be reconfigured in the digital domain for arbitrary responses, which will be described in Section IV-E. In other words, the proposed NUS ADC transforms the conventional voltage quantization problem into a hybrid quantization mode, i.e., both voltage and time. Although time quantization causes aliasing of quantization noise [19] , which will be discussed in Section III-D, this design constraint will be alleviated by technology scaling [20] . For example, state-of-the-art time quantizers achieve 1-ps accuracy [21] , which is equivalent to a uniform sampling rate of 1 THz in order to maintain the same anti-aliasing bandwidth. In this case, for a conventional digital FIR filter and the proposed digital AA filter to have same filter response, the conventional digital FIR filter should be clocked at 1 THz. However, the proposed digital AA filter only needs to buffer the nonuniform samples and operate at the Nyquist rate, which will be elaborated in Section IV-B. In general, the proposed NUS ADC favors technological trends as time accuracy continues to improve while voltage accuracy becomes more limited due to the demand for lower supply voltages.
III. QUANTIZATION NOISE MODELING
The voltage quantizer can be implemented with an n-bit level-crossing quantizer, where 2 n − 1 comparator thresholds or detection levels divide the full-scale input range from −A to +A into 2 n equally spaced intervals. Whenever a band-limited input signal crosses any of these predefined thresholds, nonuniform samples are generated and its amplitude information is recorded, i.e., sampling and voltage quantization is performed at the same time. On the other hand, if the average sampling rate of a NUS satisfies the Nyquist rate, it can prevent aliasing and allow perfect reconstruction [12] , [22] . In a practical case, we may always find a level density that guarantees this average sampling rate for signals with a sufficient level-crossing rate. A relation between level density and the average sampling rate has been discussed in [23] . However, such an error-free reconstruction algorithm involves high computation complexity; therefore, in the context of this paper, we will analyze the NUS ADC performance (Section III) and propose the underlying signal processing (Section IV) with the simplest reconstruction algorithm, i.e., zero-order-hold (ZOH), for ease of implementation. This provides a lower bound for performance and allows better understanding of the limitations of this ADC architecture.
To model the errors in the proposed architecture shown in Fig. 2 , we separate them into an additive voltage quantization noise (VQ) given this simple signal reconstruction algorithm, and time quantization noise (TQ). Thus, the quality of the reconstructed NUS ADC outputs can be characterized by both voltage and time quantization noise to better understand the SNR bounds of the proposed NUS ADC architecture. We first discuss modeling of voltage quantization noise due to ZOH interpolator being used in the proposed digital filter and derive its SNR in approximated forms, and later examine time quantization effects.
A. Voltage Quantization Noise Characteristics
In terms of signal reconstruction, ZOH uses horizontal reconstruction levels and can be done using two different methods. The difference between them is a half least significant bit (LSB) shift in the reconstruction levels. Prior works [24] [25] [26] have used the actual 2 n − 1 detection levels as the reconstruction levels [ Fig. 3(a) ], resulting in larger quantization error [ Fig. 3(c) ]. Therefore, the proposed digital AA filter uses reconstruction levels shifted a half LSB up and down from the detection levels [ Fig. 3(b) ] so that there are 2 n reconstruction levels. This limits the quantization error to half LSB for the entire input signal range [ Fig. 3(d) ]. It should be noted that the implementation requirement is the same for both cases as both use n bits and 2 n − 1 comparators. We define voltage quantization noise vq(x) as the amplitude difference between input signal x and ZOH reconstructed signal. The value of LSB is assumed to be normalized to one, such that full-scale amplitude A = 2 n−1 . From the sawtooth profile of Fig. 3(d) , quantization noise can be decomposed into a Fourier series of x. Analyzing the sinusoidal input case where x(t) = A sin(ω 0 t), vq(x) becomes [27] , [28] where
and J 2m−1 (.) is the Bessel function of the first kind of order 2m − 1 resulting from doing the Jacobi-Anger expansion in (1) . Equation (1) shows that quantization noise is the sum of all odd harmonics of the input signal frequency, including the fundamental. Therefore, vq(t) is periodic with period equal to that of the input sinusoid, which is 1/f 0 or 2π/ω 0 . We now express vq(t) as a Fourier series in time in order to analyze the spectral distribution of energy
where
We can now use this value of C u and the fact that |C u | = |C −u | to obtain the single-sided power spectral density (PSD) of voltage quantization noise as
where δ is the Dirac delta function. The value 2πA = 2 n π is of considerable interest; we shall refer to it as h p and to its corresponding frequency 2πAf 0 as f p . Fig. 4 shows the plot of S VQ (f ) vs. harmonic number f /f 0 for a 4-bit quantizer (h p = 50), obtained by setting upper limits of 100 and 100h p (i.e., 5000) for the summations over k and u, respectively. The terms beyond those values in (5) are negligible in comparison with other terms. The following inferences can be made from (5) and Fig. 4 . Firstly, the Dirac delta function confirms that voltage quantization noise vq(t) consists of discrete tones at the input frequency f 0 and its odd harmonics only, as predicted by the time-domain expression in (1). It should be noted that the noise tone at f 0 will only cause slight changes in signal amplitude and phase. It will not be considered as noise in the context of SNR in this paper. Therefore, our analysis will consider noise content at frequencies starting from 3f 0 . Secondly, J u (x) reaches its global maximum (which is the first local maximum) for u ≈ 0.95x [29] . This explains the notable characteristic of "high-frequency energy maxima" occurring at harmonic numbers close to integer multiples of h p , as shown in Fig. 4 . We conclude that maximum noise energy is present at the kth harmonic, where k is the closest odd integer to 0.95h p , and this determines the spurious free dynamic range (SFDR) of the ADC.
Apart from ZOH, other advanced techniques such as firstorder (linear) and second-order polynomial interpolation can be used to reconstruct a signal from its nonuniform samples. These techniques can be theoretically analyzed using approaches analogous to the ZOH case, which will be the scope of our future work. Numerical simulations of the SFDR using higher order interpolators were performed with different numbers of voltage quantizer bits, as shown in Fig. 5 . As expected, SFDR improves with increasing order, inspiring us to explore higherorder interpolators combined with the proposed digital AA filter algorithm, which is elaborated in Section IV-D.
B. Approximated Voltage Quantization Noise Model
It is observed from (1) that the quantization noise waveform vq(t) is essentially phase-modulated by the input x(t). In general, the PSD S C (ω) of a signal c(t) being phase-modulated by p(t), i.e., c(t) = A c sin[ω c t + αp(t)], can be approximated as [30] 
where α is a constant, andġ(.) is the derivative of the distribution function of p(t). If p(t) is a sinusoid with amplitude A p and frequency ω p ,ġ becomes [24] g(z) = 1
Fig. 6 . Comparison of (a)Ŝ VQ (f ) with S VQ (f ), using a linear frequency scale and (b)P VQ (f ) with P VQ (f ) using a logarithmic frequency scale.
Based on (1), we can now derive an approximate simplified formula,Ŝ VQ (f ), for S VQ (f ) by making these replacements above c(t) with vq(t), p(t) with x(t) = A sin(ω 0 t), A c with −1/(πk), α with 2πk, and ω c with zero. Then we get
. (8) Equation (8) presents a simplified function for the quantization noise with double side band, consisting of a series of decaying segments, where the kth segment is defined as the frequency range from (k − 1)f p to kf p . Fig. 6 comparesŜ VQ (f ) with S VQ (f ) in part (a), and part (b) shows the corresponding noise power profiles P VQ (f ) andP VQ (f ) obtained by integrating S VQ (f ) andŜ VQ (f ) respectively, from 0 to f . We see that (8) is continuous in frequency over every segment, as opposed to the discrete tones of (5). Also, the singularities of (8) at values of f = kf p overestimate the high-frequency energy maxima of (5). These effects combine to makeP VQ (f ) larger than P VQ (f ), and the error between them reaches a maximum of around 7 dB at h p , after which it remains constant as the noise tones beyond the first segment are decaying and, compared to the first segment, contribute little to the overall noise power. Note that in the case of applying a low-pass digital AA filter, we are mainly interested in quantization noise in the low-frequency region, where we see thatP VQ (f ) is a fairly accurate model of P VQ (f ).
Equation (6) was derived by approximating a Taylor series using its first term. A more accurate approximation is possible by involving the 4th derivatives ofġ with respect to ω [30] . However, the increment in accuracy is small and the resulting expression is quite complex. Hence, it is more practical to use (8) as the approximation of voltage quantization noise PSD.
C. SNR Due to Voltage Quantization
In this section, we will derive the SNR of the NUS ADC based on the voltage quantization noise models derived thus far.
Time quantization effects will be ignored for now and addressed in Section III-D. It is known that in uniform sampling ADCs, the sampling frequency f s is typically chosen to be greater than 2f 0 to satisfy the Nyquist rate, and the frequency band of interest is from DC to f s /2. As the high-frequency voltage quantization noise aliases back to the band of interest and makes the noise appear white, the well-known formula SNR = 6.02n + 1.76 can be derived. Due to the absence of aliasing in the NUS ADC, we consider voltage quantization noise PSD exactly as derived in (5), starting from the tone at 3f 0 . The PSD must be integrated within the band of interest, i.e., from DC to f c , which is the low-pass digital AA filter cutoff frequency. Defining normalized filter bandwidth c = f c /f 0 and using A = 2 n−1 as before, total noise power P VQ in the passband is
Signal power P SIG is given as A 2 /2 = 2 2n−3 . Then, the exact value of the NUS ADC SNR (in dB) due to voltage quantization can be numerically computed as a function of n and c SNR VQ = 10 log 10 2
Note that, since we consider noise energy starting from 3f 0 , SNR VQ is infinite when c < 3. This is a direct consequence of the alias-free property of the proposed ADC, assuming a zero time quantization step. Although (10) gives the exact value of SNR VQ , a simpler formula is desirable. This can be done by replacing P VQ witĥ P VQ in (10), whereP VQ is the total passband noise power obtained by integrating the approximated PSD,Ŝ VQ (f ), of (8) . We first establish a relationship between the discrete tones of S VQ (f ) and the continuous form ofŜ VQ (f ). As the tones in S VQ (f ) are spaced 2f 0 apart, each tone can be considered to represent the frequency band from −f 0 to +f 0 in its tone frequency. In other words, the tone at f 0 in S VQ (f ) represents the range from DC to 2f 0 inŜ VQ (f ), the tone at 3f 0 in S VQ (f ) represents the range from 2f 0 to 4f 0 inŜ VQ (f ), and so on. Since we do not consider the first noise tone of S VQ (f ) at f 0 , the integration ofŜ VQ (f ) should start from 2f 0 , and is given as follows:
Then SNR VQ can be calculated as 10 log 10 (2 2n−3 /P VQ ). However, as shown in Fig. 6 (b),P VQ overestimates P VQ and so SNR VQ is lower than the real SNR VQ obtained from (10) . An empirical correction factor will be introduced later to account for this approximation error. Due to the low-pass digital AA filter, the limiting value of the summation over k is k s , such that 2πA(k s − 1) < c < 2πAk s . The k = k s term can be expressed aŝ
While performing the integration for values of k < k s , the frequency band under consideration is to the kth segment, which ends at kf p = 2πkAf 0 . Thus, for the terms where k < k ŝ
We can now compute total noise powerP VQ from (12) and (13)
.
For most practical applications, the filter bandwidth of interest is small, i.e., c h p , which implies that k s = 1. Writing A = 2 n−1 , (14) reduces tô
SNR VQ can now be computed as 10 log 10 (2 2n−3 /P VQ ). Since both c and 2 are much smaller than h p , the arcsin(.) and log 10 (.) functions can be approximated by their Taylor series
The final expression for SNR VQ then becomes SNR VQ = 9.03n+2.87−10log(c−2)− 0.07
It should be noted that (17) is only valid for c > 3, as explained earlier. Numerical simulations show that (17) closely models (10) when c is smaller; however, the error between them, defined as SNR VQ − SNR VQ , increases as c increases because the approximations of (16a) and (16b) are less accurate. In fact, the error reaches a maximum at c = h p becauseP VQ (f ) is larger than P VQ (f ), as explained in Section III-B. Since h p increases as n increases, the rate of increase of error with c slows for larger values of n. Based on these observations, we incorporate an empirical correction factor to adjust the coefficient of the −log(c − 2) term in (17) based on numerical simulations. The coefficient is lower than 10 for low values of n, and asymptotically approaches 10 as n increases, showing exponential behavior. Our objective is to achieve an accurate approximation of SNR VQ that is good for the entire range The curve-fitting techniques used were optimized for the more practical cases where low-pass filter bandwidth is smaller, i.e., c is lower, and n is smaller for lower complexity implementation. Therefore, SNR approximation in those regimes is better, as shown in Fig. 7 . The figure also shows that NUS ADC SNR presents significant improvement over the SNR of conventional uniform sampling Nyquist ADCs. Further comparison with uniform sampling ADCs will be provided in Section III-E.
D. Time Quantization Noise Modeling
The quantization noise models discussed so far arise only from voltage quantization; consequently, the derived equations for SNR VQ assume that the time information of a sample can be known with infinite precision. In reality, the time quantizer has a resolution t tq which causes voltage quantization noise to fold in the frequency spectrum in the form of time quantization noise. The single-sided PSD of time quantization noise is
where f tq = 1/t tq . The double-sided filter passband is from frequencies −f c to +f c . The noise power folding back into this passband from the mth shifted copy of noise is given by integrating S VQ (f ) from (mf tq − f c ) to (mf tq + f c ). Then the total noise power P Q becomes
from which the final value of SNR can be calculated as SNR = 10 log 10 P SIG P Q = 10 log 10 2 Fig. 8 shows the variation of SNR with c tq = f tq /f 0 under different normalized filter bandwidths c, which better shows the time quantization effects. When c < 3, P VQ is zero and only P TQ is present, which consistently decreases as c tq increases due to the decrease in noise folding. This leads to a continuous increase in SNR. When c > 3, P VQ is not zero and dominates over P TQ for large values of c tq , where negligible noise folds back. This leads to saturation of the SNR, as shown in Fig. 8 for the 6-bit case. The limit for the summation over m in (20) is set to 10, beyond which changes are negligible.
When c tq ≈ kh p , where k is an integer, shifted copies of the high-frequency noise maxima close to integer multiples of h p will fall inside the filter passband. The effect is more pronounced for low values of k such as 1, 2, and 3. A similar phenomenon exists when h p ≈ kc tq as a shifted copy of the first noise maximum at h p will fold back to the passband. These effects will degrade the SNR, as shown by the downward spikes at kh p and h p /k in Fig. 8 and later in Fig. 9 .
Equation (20) is not suitable for hand calculations, even if we replace P VQ and S VQ (f ) with their approximations,P VQ and S VQ (f ). A practical way to compute the summed integral of (20) is by modelingŜ VQ (f ) as a decreasing exponential of the form af −b , as it comprises infinitely many decaying segments. To achieve this, we found the area under the curve for each segment and then modeled it by a constant value equal to its area divided by f p . This approach preserves the noise power of each segment. Since the initial segments contribute more passband noise, a and b were calculated by taking the first two segments and finding the points of intersection of the constant value with the actualŜ VQ (f ) curve. Suitable approximations were made, as f c f tq , to finally obtain b ≈ 2 and a ≈ 0.1f p . The entire process is shown in Fig. 10 and results in
It should be noted here that the correction to ignore the noise tone at f 0 has not been applied as it caused little difference in this approximation. Replacing S VQ (f ) and P VQ in (20) with their approximations from (22) and (14) respectively, we get
whereP VQ can be easily calculated from (15) instead of (14) for the typical case of f c f p . Finally, the approximated SNR can be computed as SNR = 10 log 10 (2 2n−3 /P Q ). (21) as c tq varies, for several typical values of n and c = 3.2. It shows generally good agreement between approximated SNR and real SNR for typical values of c tq . However, when c tq is sufficiently smaller than h p (empirically estimated as c tq < h p /2), a large portion of the first noise PSD segment (≤ h p ) is aliased back to itself and results in SNR approximation inaccuracy. This is because for higher values of n, more nonuniformly sampled points will be generated and the time intervals between them will be reduced. In such cases, SNR should be determined from numerical simulations of (21) instead of the analytical equation for SNR. This is why the plots for SNR start from h p /2 in Fig. 9 .
E. Comparison With Uniform Sampling Scheme
As the proposed NUS ADC architecture nonuniformly samples the analog input based on level-crossing events, its instantaneous sampling rate varies with the characteristics of the input signal, e.g., amplitude and frequency, and the number of levels in the quantizer. For example, the average sampling rate of a full-swing sinusoidal input with 3-bit voltage quantizer is seven times the Nyquist sampling rate. We define this ratio as average oversampling ratio (OSR avg ) in the context of this paper. We then compare SNR of the NUS ADC with that of the conventional uniform sampling ADCs that generate the same average sampling rate. To provide a more comprehensive comparison, we consider the conventional oversampling ADCs with and without noise shaping. A numerical simulation with a range of voltage quantizer bits and fixed time quantization accuracy is performed on the NUS ADC using ZOH interpolation. The SNR improvement, computed from DC to the 2nd Nyquist zone (twice the input frequency), over different uniform oversampling ADCs is plotted in Fig. 11 . It shows more improvement for the lower number of voltage quantizer bits. When compared to higher-order delta-sigma ADCs, the SNR improvement diminishes for higher number of voltage quantizer bits. Note that there is underlying implementation overhead for both NUS ADC and delta-sigma ADCs in the regime of higher bit-number voltage quantizers. For example, higher average sampling rate requires higher asynchronous data capture for the NUS ADC, while in delta-sigma ADCs it demands operational amplifiers with a few times higher gainbandwidth product compared to the sampling rate for proper output settling. As a result, for a more practical hardware implementation of NUS ADC, the region of interest lies in the lower bit-number voltage quantizer regime, e.g., the silicon prototype in [31] uses only a 4-bit voltage quantizer.
In addition, a uniform sampling ADC should constantly sample at the maximal rate regardless of the input characteristics, thereby providing less flexibility, while the NUS ADC can automatically adjust its instantaneous sampling rate according to input signal. It is challenging to vary the sampling clock frequency based on input signal in real time for a uniform sampling ADC.
F. Design Considerations and Limitations
While the focus of this paper is to explore theoretical bounds of the proposed NUS ADC architecture, some practical design considerations and examples as discussed in [31] and [32] are summarized here for completeness. First of all, in a representative embodiment, the number of comparators increases exponentially with the number of voltage quantizer bits (similar to the conventional flash ADC architectures) and the accuracy Fig. 11 . SNR improvement between the NUS ADC with time quantizer accuracy of ctq ∼ 9 900 and different uniform oversampling ADCs given the same average sampling rate.
of voltage quantization levels can be limited by manufacture variability. Therefore, in applications requiring high dynamic range, a comparator offset calibration technique can be applied [31] . Additionally, the increased voltage quantization levels shorten the time between nonuniform samples, i.e., it increases the maximum instantaneous sampling rate. Parallel processing on these nonuniform samples for each voltage level can be utilized to achieve high throughput [17] , in this case, instantaneous sampling rate can be up to 45 GS/s. Nevertheless, these factors impose an upper limit of the voltage quantizer resolution in practical implementation. On the other hand, the time quantization resolution should scale with maximum input frequency for a given reconstruction fidelity. For a given time quantization accuracy, this imposes an upper limit on the signal bandwidth. In addition, aside from the quantization noise which is defined by the time quantizer resolution, the timemeasurement precision depends on several other factors such as clock jitter and the differential nonlinearity (DNL) of the quantizer. Note that technology scaling generally improves time accuracy. In current state-of-the-art hardware, 1-ps time quantization [21] has already been demonstrated. The achievable signal bandwidth and resolution is expected to further improve as technology advances thanks to increasing device intrinsic speed.
IV. PROPOSED DIGITAL ANTI-ALIASING FILTER
One unique feature of the proposed NUS ADC architecture is the ability to perform AA filtering in the digital domain due to alias-free sampling. Also, the same digital AA filter can be used to remove quantization noise and yield SNR improvement over conventional uniform sampling ADCs, as shown by the NUS ADC SNR plots in Fig. 11 . A reconfigurable digital AA filter algorithm using nonuniform samples is thus proposed that emulates an analog filter response by computing the filter output using the integral of an ideal analog impulse response [33] . In this section, the filter algorithm is derived assuming ZOH interpolation for the input signal and is then extended to higher order interpolations and different filter responses. Fig. 12 illustrates the proposed filter algorithm for digital AA filtering. We examine the case where the analog input is composed of the desired signal component (white triangle) and the band-limited noise (shaded box) and observe the output SNR. In the case of a conventional digital FIR filter, the spectrum aliasing due to fixed tap delay causes noise folding.
A. High-Level Concept
Our proposed digital filter algorithm constructs a timevarying, signal-dependent FIR filter whose tap delay matches the time gap of nonuniform samples. The filter response does not repeat at integer multiples of 2π, i.e., it is equivalent to an analog filter. Together with the alias-free property of nonuniform sampling, the output SNR matches that of analog AA filters. Real-time computation of filter coefficients can be implemented via memory-based DSP to minimize cost. Moreover, filter computation occurs only at the signal Nyquist rate instead of the nonuniform sampling rate, which leads, along with ease of reconfigurability of the filter in the digital domain, to a more flexible platform compared to conventional analog AA filters.
B. Proposed Filter Algorithm
In this section, the following annotations are used for filter algorithm derivations: the analog input signal to be filtered is given in the time domain and denoted by x(t). The desired filter transfer function is H(ω) in the frequency domain, and its impulse response is h(t). A continuous-time analog filtering process can be represented mathematically as the convolution of x(t) with h(t), as shown where
While h(t) can be any arbitrary impulse response designed to achieve any desired attenuation profile, an ideal brick-wall lowpass filter with corner frequency ω c = 2πf c will be considered here as a representative case. Therefore, the time domain impulse response is the normalized sinc function
The convolution in (24) can be rewritten as the sum of integral sections from t n to t n+1 as
where t n is the time instant of the nth level-crossing point as shown in Fig. 13 . Using ZOH reconstruction, the voltage quantizer output has discrete amplitudes and remains constant between levelcrossing points. Therefore, the amplitude of x(τ ) in each t n to t n+1 interval is a constant value, x n , which is with half LSB shifted from x n and can be separated from the convolution integral. A change of variable is performed to reference all t n values to t by setting t = τ − t, Δt n = t n − t, and Δt n+1 = t n+1 − t, resulting in
In the real implementation, the filter duration should be finite in time to avoid using an infinite number of nonuniform samples, i.e., restricted to the set of t n ∀ n : |Δt n | ≤ t d . Thus, the time duration of the filter is 2t d . To achieve sharper rolloff and better stopband attenuation, the impulse response h(t) is multiplied by a nonrectangular windowing function w(t). Using the Hann window centered at t = 0, we get
On including w(t) in the convolution integral, (28) can be rewritten as
According to (30) , the sinc and cosine functions are completely decoupled from the input and the integral can be evaluated and represented using the sine-integral function, Si(x), defined by
On performing the integration of (30) and applying limits, we get
Although the computations utilize nonuniform samples, the proposed filter algorithm is only evaluated at the uniformly resampled time instants in order to be processed by a synchronous digital signal processor. The resampled output after filtering can be computed by
g n is the term inside the curly brackets of (32) divided by 4π, k is a positive integer, and t s is the inverse of the resampling frequency f s . Equation (33) can be viewed as a time-varying, signal-dependent FIR filter, where the tap delays and weights are dynamically changing as a function of nonuniform time instants relative to the resampling time, kt s . This is key to the alias-free operation. With infinite time quantization accuracy and time duration of the filter, (28) is equivalent to (24) except that x(τ ) is replaced with a ZOH representation of the input. Therefore, the filter output s[k] is equivalent to the sampled output of the continuous-time convolution between the input signal and the analog filter response.
To validate the frequency response of the proposed AA filter, band-limited white noise with frequency up to 2f s and peak less than full-scale is used as a test input signal, and an 8-bit ideal nonuniform sampling ADC is simulated with a very fine time quantization step, such that t tq t s . The corner frequency of 
The term N D is the number of zero crossings of the sinc impulse response and is a measure of the sharpness of the filter. 
C. Alias-Free Property Validation
A unique property of the proposed filter algorithm is that it attenuates any out-of-band signal before it folds into the Nyquist band due to uniform resampling, i.e., AA filtering takes place. To validate this alias-free property, we perform a blocker test in the simulation, i.e., a modulated input signal along with an unwanted blocker. The filter response is configured with a large t d and Hann window to minimize the effect of finite time duration and a fine time accuracy is set to reduce time quantization noise. The simulation setup is the same as in Fig. 14 , except the band-limited white noise is now located in the first Nyquist zone along with a 60-dB higher blocker at 0.625f s . The overall signal amplitude is adjusted to be within the full scale of the NUS ADC to avoid any amplitude clipping, i.e., ideal automatic gain control (AGC) is assumed. The final resampled outputs with and without the proposed AA filter are compared and their power spectra are plotted in Fig. 15 . We observe that both the blocker and voltage quantization noise can be attenuated significantly via the proposed filter algorithm before being aliased. 
D. Reconfigurable Signal Reconstruction
Thus far, we have assumed ZOH interpolation for the signal reconstruction. The voltage quantization noise due to deviation of the term x(τ ) in (24) generate harmonic tones, as discussed in Section III-A. In the case of a relaxed signal reconstruction requirement, ZOH is a reasonable choice to minimize the computation; in addition, the voltage quantizer can be reconfigured into fewer levels to not only minimize the implementation cost but also reduce nonuniform samples for less digital signal postprocessing.
In the case of more stringent signal reconstruction requirements, it is possible to reduce the voltage quantization noise by using higher-order interpolations combined with the proposed filter algorithm to achieve a higher quality of the reconstructed signal, as illustrated in Fig. 5 . As shown in Fig. 12 , interpolation is conceptually done before the filtering. In the real implementation, we propose embedding the interpolation as part of the filter algorithm without calculating additional interpolated points between the adjacent level-crossing samples. As a result, the memory and computation costs can be reduced. The only overhead is calculating the coefficients of the interpolation function of each section when a new level-crossing sample is generated. The output is evaluated at the resampled instants using the existing nonuniform samples. In the following derivations, a generic second-order piecewise polynomial is used as an example to approximate the input signal between adjacent nonuniform samples, so the input signal can be written as
and each function x n (t) is a piecewise polynomial defined on [t n , t n+1 ], where n = 0, 1, 2, . . .. For a second-order polynomial, we have
where a n , b n , and c n are the coefficients defined on [t n , t n+1 ] and can be calculated via existing numerical approaches such as Lagrange interpolation. Therefore, (30) can be modified as
Δt n a n (t + t)
After some algebraic manipulation, the resampled output s [k] can be represented as
which is the combination of three terms originating from integrating t 2 , t , and the constant term in (38), and involves sine and cosine functions in addition to Si. When a n = b n = 0, the equation reduces to the ZOH case, where A k = B k = 0 and C k is equal to the right-hand side of (33) . Similarly, first-order interpolation can be applied when a n = 0. Different embedded interpolation options provide another degree of freedom to the proposed filter algorithm.
E. Filter Response Reconfigurability
Up to this point, the derivations have focused on the low-pass filter response. However, they can be extended to other responses, such as band-pass filtering, due to digital reconfigurability. This is particularly useful for subsampling applications [34] , [35] . Conventionally, in order to perform subsampling, an ADC relies on an analog band-pass filter centered at the carrier frequency with sharp frequency response or samples at higher than Nyquist rate to avoid any undesirable out-ofband components from being aliased on top of desired signals. This design constraint limits the practicability of subsampling with uniform sampling. Benefiting from the alias-free property, the proposed digital AA filter is able to remove any out-ofband components before subsampling. In addition to undesired signals presented in front of the ADC, it can also relax the noise requirement of the quantizer using subsampling and yield an improved value of SNR. However, when a baseband signal of one-sided bandwidth B is located at a center frequency f 0 , since the average sampling rate is proportional to B + f 0 , an increased average sampling rate will increase design costs as described in Section III-F. Therefore, the upper limit of the passband signal frequency for subsampling should be bound, similar to signal bandwidth considerations.
Considering an ideal brick-wall band-pass filter with corner frequencies at ω H and ω L , the output S BPF [k] can be given as
where S LP [k] is the low-pass filter output obtained from (39) with the desired interpolation order. To validate the band-pass filter response, a NUS ADC with a band-limited signal along with two adjacent 60-dB higher blockers is simulated and the subsampled output spectrum is shown in Fig. 16 . The proposed filter with ZOH and N D = 16 yields more than 60-dB attenuation on blockers which would otherwise require an 11th-order Butterworth bandpass filter when implemented using the conventional analog approach. N D values can be flexibly adjusted depending on the requirements, giving equivalent 3rd-order and 20th-order Butterworth band-pass filters for N D equal to 4 and 32, respectively. As an illustration of relaxing the noise requirements for the quantizer, we examine a NUS ADC case using an 8-bit voltage quantizer to subsample a sinusoidal input at 0.75f s without any amplitude clipping in the presence of additive white Gaussian noise (AWGN). This additive noise can be caused by the intrinsic circuit noise of the voltage quantizer implementation. With noise of standard deviation of 0.85 LSB referred at the input, the uniform sampling ADC achieves 40 dB SNR after subsampling due to aliasing of the out-of-band noise, as shown in Fig. 17(a) . When the proposed NUS ADC architecture with digital AA band-pass filter is utilized (corners at f s /2 and f s ), out-of-band noise can be filtered because of an average sampling rate higher than f s resulting in SNR improvement of 29 dB as shown in Fig. 17(b) . Fig. 18 shows a possible hardware implementation of the proposed digital AA filter algorithm using ZOH. A first-in-firstout (FIFO) buffer can be used to store the incoming nonuniform samples and the final filter output rate must only satisfy the Nyquist rate, i.e., twice the signal bandwidth. Furthermore, the desired filter responses evaluated at y, such as sine-integral, can be pre-calculated and stored in lookup tables to reduce 
F. One Embodiment of the Digital AA Filter

V. CONCLUSION
A NUS ADC architecture with embedded digital AA filter has been proposed to utilize both voltage and time quantization, which aims to relax analog AA filter requirements, and seamlessly interface with synchronous DSPs. Errors in this architecture are modeled as voltage and time quantization noise in order to analyze performance, understand the lower bound of the entire system and tradeoff with several design parameters. It has been found that the worst-case SFDR varies from ∼20 to 70 dB for a 2-to 8-bit voltage quantizer, given the simplest interpolator, i.e., ZOH. Moreover, SNR improves by 9 dB for every added bit in voltage quantization, given the same digital AA filter bandwidth and sufficiently fine time quantization resolution. The proposed ADC architecture features an adaptive sampling rate according to the incoming signal and provides reconfigurable alias-free anti-aliasing filtering in the digital domain. It provides a flexible way of performing analog-todigital conversion and filtering instead of an optimized solution for a fixed sampling rate data conversion. Lastly, the proposed NUS ADC architecture is expected to benefit from technology scaling, as increasing device speeds will continue to improve time quantization resolution.
